|
Three Dimensional FPGA Architecture with Fewer TSVs
|
|
Motoki AMAGASAKI, Masato IKEBE, Qian ZHAO, Masahiro IIDA, Toshinori SU ...
|
101 |
2 |
278–287 |
2018 |
14.4 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
A Tree-Based Checkpointing Architecture for the Dependability of FPGA Computing
|
|
Hoang-Gia VU, Shinya TAKAMAEDA-YAMAZAKI, Takashi NAKADA, Yasuhiko NAKA ...
|
101 |
2 |
288–302 |
2018 |
8.67 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
Development of an Evaluation Platform and Performance Experimentation of Flex Power FPGA Device
|
|
Toshihiro KATASHITA, Masakazu HIOKI, Yohei HORI, Hanpei KOIKE
|
101 |
2 |
303–313 |
2018 |
8.58 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
Area Efficient Annealing Processor for Ising Model without Random Number Generator
|
|
Hidenori GYOTEN, Masayuki HIROMOTO, Takashi SATO
|
101 |
2 |
314–323 |
2018 |
13.29 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
A Describing Method of an Image Processing Software in C for a High-Level Synthesis Considering a Function Chaining
|
|
Akira YAMAWAKI, Seiichi SERIKAWA
|
101 |
2 |
324–334 |
2018 |
13.48 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
Enabling FPGA-as-a-Service in the Cloud with hCODE Platform
|
|
Qian ZHAO, Motoki AMAGASAKI, Masahiro IIDA, Morihiro KUGA, Toshinori S ...
|
101 |
2 |
335–343 |
2018 |
10.63 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
ArchHDL: A Novel Hardware RTL Modeling and High-Speed Simulation Environment
|
|
Shimpei SATO, Ryohei KOBAYASHI, Kenji KISE
|
101 |
2 |
344–353 |
2018 |
12.31 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
An FPGA Realization of a Random Forest with k-Means Clustering Using a High-Level Synthesis Design
|
|
Akira JINGUJI, Shimpei SATO, Hiroki NAKAHARA
|
101 |
2 |
354–362 |
2018 |
7.6 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
FPGA Components for Integrating FPGAs into Robot Systems
|
|
Takeshi OHKAWA, Kazushi YAMASHINA, Hitomi KIMURA, Kanemitsu OOTSU, Tak ...
|
101 |
2 |
363–375 |
2018 |
11.48 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|
|
A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA
|
|
Tomoya FUJII, Shimpei SATO, Hiroki NAKAHARA
|
101 |
2 |
376–386 |
2018 |
8.47 |
|
Average Rating: 0.0 / 5
(0 Reviews)
|