LAPS: Layout-Aware Path Selection for Post-Silicon Timing Characterization
['Yu HU', 'Jing YE', 'Zhiping SHI', 'Xiaowei LI']
/
IEICE Transactions on Information and Systems
/ Vol. 100
/ No. 2
0.0 / 5
0
Reviews
You must log in to post, edit and delete a review.
Log in
Earn 50 points when your review is published.
About KnowledgeRank Points
No reviews have been posted yet. Be the first to write one!