New Bounds for Quick Computation of the Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits
['Takashi HIRAYAMA', 'Rin SUZUKI', 'Katsuhisa YAMANAKA', 'Yasuaki NISHITANI']
/
IEICE Transactions on Information and Systems
/ Vol. 107
/ No. 8
0.0 / 5
0
Reviews
You must log in to post, edit and delete a review.
Log in
Earn 50 points when your review is published.
About KnowledgeRank Points
No reviews have been posted yet. Be the first to write one!