Development of accelerated test method for developing failure prediction technology for SoC-equipped boards and application to failure prediction
['Zhi WANG', 'Hiroshi SHINTANI', 'Rintaro MINAMITANI', 'Takanori SANJYOU']
/
Transactions of the JSME (in Japanese)
/ Vol. 90
/ No. 929
0.0 / 5
0
Reviews
You must log in to post, edit and delete a review.
Log in
Earn 50 points when your review is published.
About KnowledgeRank Points
No reviews have been posted yet. Be the first to write one!